CMOS - CD4021, 8-Stage Static Shift Register, 16-Pin DIP

CMOS - CD4021, 8-Stage Static Shift Register, 16-Pin DIP image 1
Click to zoom in
Customer Images:
No Images yet! Submit a product image below!

CMOS - CD4021, 8-Stage Static Shift Register, 16-Pin DIP

In Stock

CD4021B series types are 8-stage parallel- or serial-input/serial output registers having common CLOCK and PARALLEL/SERIAL CONTROL inputs, a single SERIAL data input, and individual parallel "JAM" inputs to each register stage. Each register stage is D-type, master-slave flip-flop. In addition to an output from stage 8, "Q" outputs are also available from stages 6 and 7. In the CD4021B serial entry is synchronous with the clock by parallel entry is asynchronous. Entry is controlled by the PARALLEL/SERIAL CONTROL input. When the PARALLEL/SERIAL CONTROL input is low, data is serially shifted into the 8-stage register synchronously with the positive transition of the clock line. When the PARALLEL/SERIAL CONTROL input is high, data is jammed into the 8-stage register via the parallel input lines and synchronous with the positive transition of the clock line. In the CD4021B, the CLOCK input of the internal stage is "forced" when asynchronous parallel entry is made. Register expansion using multiple packages is permitted.


  • Medium speed operation…12 MHz (typ.) clock rate at VDD – VSS = 10 V
  • Fully static operation
  • 8 master-slave flip-flops plus output buffering and control gating
  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
  • Noise margin (full package-temperature range) =
    • 1 V at VDD = 5 V
    • 2 V at VDD = 10 V
    • 2.5 V at VDD = 15 V
  • Standardized, symmetrical output characteristics
  • 5-V, 10-V, and 15-V parametric ratings
  • Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"


  • Parallel input/serial output data queueing
  • Parallel to serial data conversion
  • General-purpose register
Bits (#)8
Clock frequency (MHz)8.5
FeaturesBalanced outputs, Standard speed (tpd > 50ns), Positive input clamp diode
IOH (Max) (mA)-4.2
IOL (Max) (mA)4.2
Input typeStandard CMOS
Output typePush-Pull
Supply current (Max) (µA)3000
Supply voltage (Max) (V)18
Supply voltage (Min) (V)3
Technology familyCD4000
Packaging Information
Packaging Dimensions0.775 in. × 0.35 in. × 0.3 in.
Weight (Packaging)0.0037 lbs.
PDF: DatasheetAll Models

My Project Lists

You must be logged in to add items to a project list.

Specifications, Files, and Documents

PDF: Datasheet Datasheet1.31 MB
Questions? Contact us at [email protected], or give us a call at 480-296-0890

Product Reviews

No product reviews yet! Be the first!